Please enter verification code
Confirm
Dynamics of Data Conversion Schemes in High Performance Voltage Circuit Systems Designs
American Journal of Embedded Systems and Applications
Volume 7, Issue 2, December 2019, Pages: 41-47
Received: Jul. 11, 2019; Accepted: Sep. 27, 2019; Published: Oct. 10, 2019
Views 656      Downloads 217
Authors
Mohammed Babatunde Ibrahim, Computer Science Department, Kwara State University, Malete, Nigeria
Kazeem Alagbe Gbolagade, Computer Science Department, Kwara State University, Malete, Nigeria
Abraham Ayegba Alfa, Computer Science Department, Kogi State College of Education, Ankpa, Nigeria
Article Tools
Follow on us
Abstract
Several efforts are being made in the field of voltage converters due to increasing focus in power electronics. This is hinged on simple fact that converters have widespread usability domain such as portable devices running on battery, PCs, industrial electronic equipment, telecoms systems, and stable power distribution. Currently, studies are focusing on developing highly effective converter systems and designs innovations that take advantage of limited energy resources to improve and increase power/voltage supply capabilities for electronic devices consumptions. Power supply mechanism is analogous to data conversion systems outcomes in which voltage is generated in circuit systems through series of conversions and reversions. This study proposes hybridization of two existing data conversion schemes in the design of highly effective voltage circuits system that can tolerate and improve energy consumptions issues. The result indicates that the hybrid voltage pin of 63V is higher than the circuits system of the single voltage source of the analog and direct voltage which generated 54V and 6V respectively. The hybrid voltage pin also outperformed another investigative paper by 63V to 32V for an input of 5V leading to the hybrid converter offering more gains for low voltage source by 66.7% (9V) to 33.3% (5V) respectively.
Keywords
Analog, Digital, Converters, High Performance, Voltage, Circuits Systems Design
To cite this article
Mohammed Babatunde Ibrahim, Kazeem Alagbe Gbolagade, Abraham Ayegba Alfa, Dynamics of Data Conversion Schemes in High Performance Voltage Circuit Systems Designs, American Journal of Embedded Systems and Applications. Vol. 7, No. 2, 2019, pp. 41-47. doi: 10.11648/j.ajesa.20190702.11
Copyright
Copyright © 2019 Authors retain the copyright of this article.
This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
References
[1]
J. G. Kassakain and M. F. Schlecht, High-frequency high-density converters for distributed power supply systems. Proceedings of the IEEE, vol. 76, no. 4, pp. 362-376, 1998.
[2]
A. C. Sanchez, Control design for electronic power converters. Unpublished Ph.D. thesis, Department of Engineering Science and Automatic, University of Sevilla, Spain, 2010.
[3]
L. Benini, G. D. Micheli, and E. Macii, Designing Low Power Circuits: Practical Recipes, IEEE Circuits and Systems Magazine, vol. 1, no. 1, pp. 6–2, August 2001.
[4]
S. R. Zarabadi, F. Larsen, and M. Ismail, A Configurable Op Amp/DDA CMOS Amplifier Architecture, IEEE Transactions on Circuits and Systems—I, vol. 39, no. 6, pp. 484–487, June 1992.
[5]
M. Ismail and S. Bibyk, CAD Latches onto New Techniques for Analog ICs, IEEE Circuits and Devices Magazine, pp. 11–17, September 1991.
[6]
M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing. New York: McGraw-Hill, 1994.
[7]
S. Yan and E. Sanchez-Sinencio, Low Voltage Analog Circuit Design Techniques: A Tutorial, IEICE Transactions on Fundamentals, vol. E83–A, February 2000.
[8]
S. Piestrak, A high speed realization of a residue to binary number system Converter, IEEE Transactions on Circuits and systems-II, vol. 42, no. 10, October 1995.
[9]
N. Vivek and K. Amusudha, Design of RNS Based Addition Substraction and Multiplication Units, International Journal of Engineering Trends and Technology, vol. 10, no. 12, pp. 593-596, April 2014.
[10]
A. P. Vinod and A. B. Premkumar, A memoryless reverse converter for the 4-moduli superset {2n-1, 2n, 2n + 1, 2 n+1-1}, Journal of Circuits, Systems, Computers, vol. 10, no. 1&2, pp. 85–99, 2000.
[11]
Somayyeh Jafarali Jassbi, Keivan Navi, and Ahmad khademzadeh, An Optimum Moduli Set in Residue Number System, International Journal of Mathematical Forum, vol. 5, pp. 2911-2918, March 2010.
[12]
P. Samundiswary and S. Kalpana, Design and Analysis of RNS based FIR Filter using Verilog Language, International Journal of Computational Engineering and Management, vol. 16, issue 6, November 2013.
[13]
S. Cole, et al., Technical developments for the future transmission grid, International Conference on Future Power Systems, 2005, pp. 6.
[14]
J. P. C. Roberto Rudervall, Raghuveer Sharma, High Voltage Direct Current (HVDC) Transmission Systems Technology Review Paper, Sweden, Unated Stated.
[15]
S. Meier, Novel Voltage Source Converter based HVDC Transmission System for Offshore Wind Farms, Department of Electrical Engineering Electrical Machines and Power Electronics, Royal Institute of Technology, Stockholm, 2005.
[16]
E. Acha, Switching Power supply design. New York: McGraw Hill 1997.
[17]
V. Balaji, and N. C. Eshwar, Implementation of a positive output Superlift converter. Unpublished B. Eng Thesis, Anna University, Department of Electrical & Electronics Engineering, Chennai 2006.
[18]
D. Younes, Residue Number System Based Building Blocks for Applications in Digital Signal Processing. Unpulished Ph.D. thesis, Bruno University of Technology, Brno, Czech Republic, 2013.
[19]
O. Abdelfattah, Data conversion in residue number system. Unpublished M. Eng Thesis, McGill University, Montreal, Canada, 2011.
[20]
P. Maji, Application of residue arithmetic in communication and signal processing. Unpublished M. Tech thesis, National Institute of Technology, Rourleka, India, 2011.
[21]
R. G. Choski, Residue Number System Enhancements for Programmable Processors. Unpublished MSc Thesis, Arizona State University, Arizona, USA 2008.
[22]
A. O. Sharoun, Residue Number System (RNS). Poznan University of Technology, Academic Journals, vol. 1, no. 76, pp. 265-270, 2013.
ADDRESS
Science Publishing Group
1 Rockefeller Plaza,
10th and 11th Floors,
New York, NY 10020
U.S.A.
Tel: (001)347-983-5186