Please enter verification code
Confirm
Enhance Performance in Implementing the Security of Partially Reconfigurable Embedded Systems
American Journal of Embedded Systems and Applications
Volume 2, Issue 1, January 2014, Pages: 1-5
Received: Jan. 17, 2014; Published: Feb. 28, 2014
Views 3251      Downloads 162
Authors
Tran Thanh, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Tran Hoang Vu, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Nguyen Duy Phuong, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Do Son Tung, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Cuong Nguyen-Van, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Nguyen Van Cuong, Faculty of Electronics and Telecommunications, Danang University of Science and Technology, Danang, Vietnam
Pham Ngoc Nam, School of Electronics and Telecommunications, Hanoi University of Science and Technology, Hanoi, Vietnam
Article Tools
PDF
Follow on us
Abstract
System Security means protecting confidentiality and integrity of input or output data to as well as the safety of the system. To meet stated security requirements, designers will need to add some special functions into the system. However, in several cases including high-throughput requirement, limited resource or trade-off between risks and costs, adding security functions should be taken into comprehensive consideration. This paper presents a method to enhance safety and update speed of the partially reconfigurable embedded systems based on FPGA is updated remotely via the Internet or from external storage devices such as a Compact Flash (CF) memory card.
Keywords
Reconfigurable, Bitstream Security, Embedded System, Partial Reconfiguration
To cite this article
Tran Thanh, Tran Hoang Vu, Nguyen Duy Phuong, Do Son Tung, Cuong Nguyen-Van, Nguyen Van Cuong, Pham Ngoc Nam, Enhance Performance in Implementing the Security of Partially Reconfigurable Embedded Systems, American Journal of Embedded Systems and Applications. Vol. 2, No. 1, 2014, pp. 1-5. doi: 10.11648/j.ajesa.20140201.11
References
[1]
Xilinx Inc., "Partial Reconfiguration User Guide," User guide UG702 (v14.5), 2013. [Online]. Available: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_5/ug702.pdf.
[2]
Y. Hori, A. Satoh, H. Sakane, and K. Toda, "Bitstream Protection in Dynamic Partial Reconfiguration Systems Using Authenticated Encryption," IEICE transactions on Information and Systems, Vol.E96-D, No. 11, pp. 2333–2343, November 2013.
[3]
I.Gonzalez and F.J. Gomez-Arribas, "Ciphering algorithms in MicroBlaze-based embedded systems," in IEEE Proceedings - Computers and Digital Techniques, 2006, pp. 87–92.
[4]
NIST., "Announcing the Advanced Encryption Standard (AES)," National Institute of Standards and Technology, 2001. [Online]. Available: http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf‎.
[5]
NIST., "Secure Hash Standard (SHS)," National Institute of Standards and Technology, 2012. [Online]. Available: csrc.nist.gov/publications/fips/fips180-4/fips-180-4.pdf‎.
[6]
Xilinx Inc., "LogiCORE IP AXI Ethernet (v3.01a)," Product Specification, 2012. [Online]. Available:xilinx.com/support/documentation/ip_documentation/axi_ethernet/v3_01_a/ds759_axi_ethernet.pdf.
[7]
Xilinx Inc., "LogiCORE IP AXI DMA (v5.00.a)," Product Specification, 2011. [Online]. Available:xilinx.com/support/documentation/ip_documentation/axi_dma/v5_00_a/pg021_axi_dma.pdf.
[8]
Xilinx Inc., "Xilinx DS844 LogiCORE IP AXI Master Burst (v1.00.a)," Product Specification, 2011. [Online]. Available: http://www.xilinx.com/support/documentation/ip_documentation/axi_master_burst/v1.00a/ds844_axi_master_burst.pdf.
[9]
N. Kavvadias, V. Giannakopoulou, and K. Masselos, "FSMD-Based Hardware Accelerators for FPGAs," In Embedded System - Theory and Design Methodology. InTech, 2012, pp. 143–166.
ADDRESS
Science Publishing Group
1 Rockefeller Plaza,
10th and 11th Floors,
New York, NY 10020
U.S.A.
Tel: (001)347-983-5186